Product Overview
OEM and ODM DDR RAM following features are below: 1. Double data rate architecture, two data transfers per clock 2. Bi-directional, data strobe (DQS) is transmitted/received with data, to be used in capturing data at the receiver 3. Data inputs and outputs are synchronized with DQS 4. DQS is edge aligned with data for read, center aligned with data for write 5. Differential clock inputs (CK and CK) 6. DLL aligns DQ and DQS transitions with CK transitions 7. Commands entered on each positive CK edge, data referenced to both edges of DQS 8. Auto precharge option for each burst access 9. Programmable burst length: 2, 4, 8 10. Programmable/CAS latency (CL): 3 11. Programmable output driver strength: normal/weak
OEM and ODM DDR RAM following features are below: 1. Double data rate architecture, two data transfers per clock 2. Bi-directional, data strobe (DQS) is transmitted/received with data, to be used in capturing data at the receiver 3. Data inputs and outputs are synchronized with DQS 4. DQS is edge aligned with data for read, center aligned with data for write 5. Differential clock inputs (CK and CK) 6. DLL aligns DQ and DQS transitions with CK transitions 7. Commands entered on each positive CK edge, data referenced to both edges of DQS 8. Auto precharge option for each burst access 9. Programmable burst length: 2, 4, 8 10. Programmable/CAS latency (CL): 3 11. Programmable output driver strength: normal/weak
Contact Now
Company Profile